

# Advanced Power MOSFET

# SSP45N20A

)( \$785(6


- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 10 $\mu$ A (Max.) @ V<sub>DS</sub> = 200V
- Low R<sub>DS(on)</sub> : 0.054 $\Omega$  (Typ.)

$$BV_{DSS} = 200 \text{ V}$$

$$R_{DS(on)} = 0.065 \Omega$$

$$I_D = 35 \text{ A}$$

TO-220



1 1 \* DWHjyey' UDLQjyey6RXUFH

\$EVR0XWHjyOD[LPXPjy5DWLQJV

| 6\PER0                            | &KDUDFWHULVWL F  | 9D0XH        | 8QLWV |
|-----------------------------------|--|--------------|-------|
| V <sub>DSS</sub>                  | Drain-to-Source Voltage  | 200          | V     |
| I <sub>D</sub>                    | Continuous Drain Current (T <sub>C</sub> =25 °C)                         | 35           | A     |
|                                   | Continuous Drain Current (T <sub>C</sub> =100 °C)                        | 22.2         |       |
| I <sub>DM</sub>                   | Drain Current-Pulsed ①   | 140          | A     |
| V <sub>GS</sub>                   | Gate-to-Source Voltage   | ± 30         | V     |
| E <sub>AS</sub>                   | Single Pulsed Avalanche Energy ②   | 653          | mJ    |
| I <sub>AR</sub>                   | Avalanche Current ①  | 35           | A     |
| E <sub>AR</sub>                   | Repetitive Avalanche Energy ①  | 17.6         | mJ    |
| dv/dt                             | Peak Diode Recovery dv/dt ③  | 5.0          | V/ns  |
| P <sub>D</sub>                    | Total Power Dissipation (T <sub>C</sub> =25 °C)                          | 176          | W     |
|                                   | Linear Derating Factor   | 1.41         |       |
| T <sub>J</sub> , T <sub>STG</sub> | Operating Junction and Storage Temperature Range                         | - 55 to +150 | °C    |
| T <sub>L</sub>                    | Maximum Lead Temp. for Soldering Purposes, 1/8 " from case for 5-seconds | 300          |       |

7KHUPD0jy5HVLVWDQFH

| 6\PER0           | &KDUDFWHULVWL F     | 7\Si | OD[i | 8QLWV |
|------------------|---------------------|------|------|-------|
| R <sub>θC</sub>  | Junction-to-Case    | --   | 0.71 | °C /W |
| R <sub>θCS</sub> | Case-to-Sink        | 0.5  | --   |       |
| R <sub>θA</sub>  | Junction-to-Ambient | --   | 62.5 |       |

# SSP45N20A

## N-CHANNEL POWER MOSFET

(0HFVULFD0j&KDUDFWHULVMLFVj(T<sub>C</sub>=25°C unless otherwise specified)

| 6\PER0              | &KDUDFWHULVMLF                          | OLQi | 7\Si  | OD[i  | 8QLWV | 7HVWjy&RQGLWLRQ  |
|---------------------|---|------|-------|-------|-------|--|
| B <sub>VDS</sub>    | Drain-Source Breakdown Voltage          | 200  | --    | --    | V     | V <sub>GS</sub> =0V, I <sub>D</sub> =250μA                           |
| ΔBV/ΔT <sub>J</sub> | Breakdown Voltage Temp. Coeff.          | --   | 0.21  | --    | V/°C  | I <sub>D</sub> =250 μA   |
| V <sub>GS(th)</sub> | Gate Threshold Voltage                  | 2.0  | --    | 4.0   | V     | V <sub>DS</sub> =5V, I <sub>D</sub> =250 μA                          |
| I <sub>GSS</sub>    | Gate-Source Leakage, Forward            | --   | --    | 100   | nA    | V <sub>GS</sub> =30V   |
|                     | Gate-Source Leakage, Reverse            | --   | --    | -100  |       | V <sub>GS</sub> =-30V  |
| I <sub>DSS</sub>    | Drain-to-Source Leakage Current         | --   | --    | 10    | μA    | V <sub>DS</sub> =200V  |
|                     |   | --   | --    | 100   |       | V <sub>DS</sub> =160V, T <sub>C</sub> =125 °C                        |
| R <sub>DS(on)</sub> | Static Drain-Source On-State Resistance | --   | --    | 0.065 | Ω     | V <sub>GS</sub> =10V, I <sub>D</sub> =17.5A ④                        |
| g <sub>fs</sub>     | Forward Transconductance                | --   | 22.83 | --    | S     | V <sub>DS</sub> =40V, I <sub>D</sub> =17.5A ④                        |
| C <sub>iss</sub>    | Input Capacitance                       | --   | 3030  | 3940  | pF    | V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz                    |
| C <sub>oss</sub>    | Output Capacitance                      | --   | 530   | 610   |       |  |
| C <sub>rss</sub>    | Reverse Transfer Capacitance            | --   | 255   | 295   |       |  |
| t <sub>d(on)</sub>  | Turn-On Delay Time                      | --   | 22    | 60    | ns    | V <sub>DD</sub> =100V, I <sub>D</sub> =45A,<br>R <sub>G</sub> =5.3 Ω |
| t <sub>r</sub>      | Rise Time                               | --   | 22    | 60    |       |  |
| t <sub>d(off)</sub> | Turn-Off Delay Time                     | --   | 79    | 170   |       |  |
| t <sub>f</sub>      | Fall Time                               | --   | 36    | 80    |       |  |
| Q <sub>g</sub>      | Total Gate Charge                       | --   | 117   | 152   | nC    | V <sub>DS</sub> =160V, V <sub>GS</sub> =10V,<br>I <sub>D</sub> =45A  |
| Q <sub>gs</sub>     | Gate-Source Charge                      | --   | 25    | --    |       |  |
| Q <sub>gd</sub>     | Gate-Drain(" Miller" ) Charge           | --   | 48.8  | --    |       |  |

6RXUFH0' UDLQjy' LRGHyj5DWLQJVjyDQGjy&KDUDFWHULVMLFV

| 6\PER0          | &KDUDFWHULVMLF            | OLQi | 7\Si | OD[i | 8QLWV | 7HVWjy&RQGLWLRQ  |
|-----------------|---------------------------|------|------|------|-------|--|
| I <sub>S</sub>  | Continuous Source Current | --   | --   | 35   | A     | Integral reverse pn-diode in the MOSFET                        |
| I <sub>SM</sub> | Pulsed-Source Current ①   | --   | --   | 140  |       |  |
| V <sub>SD</sub> | Diode Forward Voltage ④   | --   | --   | 1.5  | V     | T <sub>J</sub> =25°C, I <sub>S</sub> =35A, V <sub>GS</sub> =0V |
| t <sub>rr</sub> | Reverse Recovery Time     | --   | 210  | --   | ns    | T <sub>J</sub> =25°C, I <sub>F</sub> =45A                      |
| Q <sub>rr</sub> | Reverse Recovery Charge   | --   | 1.67 | --   | μC    | di <sub>F</sub> /dt=100A/μs ④                                  |

1RHHVjå

① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

② L=0.8mH, I<sub>AS</sub>=35A, V<sub>DD</sub>=50V, R<sub>G</sub>=27Ω, Starting T<sub>J</sub>=25°C

③ I<sub>SD</sub> ≤ 45A, di/dt ≤ 370A/μs, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub>=25 °C

④ Pulse Test : Pulse Width = 250μs, Duty Cycle ≤ 2%

⑤ Essentially Independent of Operating Temperature

S.

Fig 6. Gate Charge vs. Gate

is  
os  
rs

u G I C

v

# 45N20A

# POWER MOSFET

Fig 7. Breakdown Voltage vs. Temp




Fig 8. On-Resistance vs. Temperature






Fig 9. Max. Safe Operating Area




Response

**Fig 12. Gate Charge Test Circuit & Waveform**



**Fig 13. Resistive Switching Test Circuit & Waveforms**



**Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**




Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

